Home

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Zhang, Yacong

Associate Professor

Research Interests: Analog integrated circuit design

Office Phone: 86-10-6275 9620

Email: zhangyc@pku.edu.cn

Zhang, Yacong is an associate professor in the Department of Micro/Nano- Electronics, School of EECS. She obtained her B.Sc. from Tianjin University in 2003, and Ph.D. from Peking University in 2008 respectively. Her research interest focuses on analog/mixed-signal integrated circuit, especially low noise low power sensor interface circuit.

Dr. Zhang has published more than 50 research papers in international conferences and journals, such as EL, MICROELECTRON J, and ISCAS. She serves as reviewers for Science China, Chinese Journal of Electronics, ICSICT, etc. The project she participated in won the first prize of Science and Technology Progress Award of the Ministry of Education in 2016.

Dr. Zhang has five research projects including NSFC. Her research achievements are summarized as follows:

1)  Front-end ASIC for silicon PIN radiation detector: Due to the weak signal of detector, low noise is the most important requirement. Other design considerations include power consumption, stability, and linearity, etc. Several circuit structures have been proposed to improve SNR, stability, and insensitivity to PVT variances, e. g., a self-biased two-stage charge sensitive amplifier, and a baseline holder based on current negative feedback. For different applications, several chips are fabricated and on trial. In particular, 30,000 chips of single-photon counting type have been provided to users to be applied to personal dosimeter.

2)  Readout circuit for infrared focal plane array: The readout circuit has to process nearly a million weak signals at the same time. Dynamic range, frame rate, power consumption are the main design considerations. Nowadays, readout circuit with ADC and non-uniformity correction on chip is becoming a research hotspot. Our group proposed several circuit structures including different column-level ADCs. Chips for cooled infrared detector arrays of 384×288 and 640×512 have been verified and provided to users for imaging system.